EVENT PIPELINE AND SUMMING METHOD AND APPARATUS FOR EVENT BASED TEST SYSTEM

Abstract of the Disclosure

An event pipeline and vernier summing apparatus for high 5 speed event based test system processes the event data to generate drive events and strobe events with various timings at high speed to evaluate a semiconductor device under test. event pipeline and vernier summing apparatus is configured by an event count delay logic, a vernier data 10 decompression logic, an event vernier summation logic, an event scaling logic, and a window strobe logic. pipeline and summing method and apparatus of the present invention is designed to perform high speed event timing processing with use of a pipeline structure. The window strobe logic provides a unique means for detecting a window strobe request and generating a window strobe enable.

20

25

SPC-AD47.002 071203